A design technique for energy reduction in NORA CMOS logic

dc.contributor.authorLimniotis, K.en
dc.contributor.authorTsiatouhas, Y.en
dc.contributor.authorHaniotakis, T.en
dc.contributor.authorArapoyanni, A.en
dc.date.accessioned2015-11-24T17:01:20Z
dc.date.available2015-11-24T17:01:20Z
dc.identifier.issn1057-7122-
dc.identifier.urihttps://olympias.lib.uoi.gr/jspui/handle/123456789/10909
dc.rightsDefault Licence-
dc.subjectcharge recyclingen
dc.subjectlow-power designen
dc.subjectno race (nora) cmos circuitsen
dc.subjectrecycling differential logicen
dc.subjectpoweren
dc.titleA design technique for energy reduction in NORA CMOS logicen
heal.abstractIn this work, a design technique to reduce the energy consumption in NO RAce (NORA) circuits is presented. The technique is based on a unidirectional switch topology combined with a new clocking scheme permitting both charge recycling between circuit nodes and elimination of the short circuit current. Calculations proved that energy savings higher than 20 % can be achieved. Simulation results from NORA designs in a 0.18-mu m CMOS technology are presented to demonstrate the effectiveness of the proposed technique to achieve both energy and energy-delay product reduction.en
heal.accesscampus-
heal.fullTextAvailabilityTRUE-
heal.identifier.primaryDoi 10.1109/Tcsi.2006.885690-
heal.journalNameIeee Transactions on Circuits and Systems I-Regular Papersen
heal.journalTypepeer reviewed-
heal.languageen-
heal.publicationDate2006-
heal.recordProviderΠανεπιστήμιο Ιωαννίνων. Σχολή Θετικών Επιστημών. Τμήμα Μηχανικών Ηλεκτρονικών Υπολογιστών και Πληροφορικήςel
heal.typejournalArticle-
heal.type.elΆρθρο Περιοδικούel
heal.type.enJournal articleen

Αρχεία

Φάκελος/Πακέτο αδειών

Προβολή: 1 - 1 of 1
Φόρτωση...
Μικρογραφία εικόνας
Ονομα:
license.txt
Μέγεθος:
1.74 KB
Μορφότυπο:
Item-specific license agreed upon to submission
Περιγραφή: